首页--工业技术论文--自动化技术、计算机技术论文--计算技术、计算机技术论文--计算机软件论文--程序设计、软件工程论文--程序设计论文

基于Racket语言的混合类型系统的研究与实现

Acknowledgement第5-6页
摘要第6-9页
Abstract第9页
Preface第10-13页
1 Introduction第13-17页
    1.1 Background and Significance第13-14页
    1.2 Awareness of the Problem第14-15页
    1.3 Scope of This Thesis第15-16页
    1.4 Contributions in Thesis第16页
    1.5 Dissertation Outline第16-17页
2 Related Studies and Overview of Gradual Typing第17-26页
    2.1 Related Case Studies第17-18页
    2.2 Basic Overview of Gradual Typing第18-24页
        2.2.1 Type System第19页
        2.2.2 Untyped Checking System第19-20页
        2.2.3 Typed Checking System第20-22页
        2.2.4 Idea of Gradual Typed System第22-23页
        2.2.5 Definition of Gradual Type System第23页
        2.2.6 How Gradual Type System Works?第23-24页
    2.3 Racket Programming Language第24-26页
        2.3.1 Typed Racket (TR) and Racket (UTR)第24-25页
        2.3.2 Reasons for Selecting Racket Programming第25-26页
3 An Improved Technique of Gradual Typing第26-35页
    3.1 Existing Technique of Implementing Gradual Typing in Racket第26-27页
    3.2 Problems with Existing Technique第27-28页
    3.3 Our Technique for Gradual Typing in Racket第28-35页
        3.3.1 Develop a Racket Library第29-31页
        3.3.2 Select a Typed Racket Programming Module第31-32页
        3.3.3 Convert into Un-typed Racket Program第32页
        3.3.4 Combine Typed and Un-typed Racket Together第32-33页
        3.3.5 Produce the Output第33-35页
4 Experimental Results and Comparison第35-47页
    4.1 Selecting TR Programming Module for Experiment第35-37页
        Program Description第36-37页
    4.2 Evaluating Our Technique of Gradual Typing第37-41页
        4.2.1 Experimental Environment第37-38页
        4.2.2 Programming Environment Setup第38页
        4.2.3 Experimental Results for "Gradual-Typed-Helper" Racket Library第38-39页
        4.2.4 Experimental Results for Our Technique of Gradual Typing第39-41页
    4.3 Comparison between Our's and Existing Method第41-47页
        4.3.1 Compare CPU Time of Existing and Our Method for TR Module第42页
        4.3.2 Compare CPU Time of Existing and Our Method for UTR Module第42-43页
        4.3.3 Compare Real Time of Existing and Our Method for TR Module第43-44页
        4.3.4 Compare Real Time of Existing and Our Method for UTR Module第44页
        4.3.5 Compare GC Time of Existing and Our Method for TR Module第44-45页
        4.3.6 Compare GC Time of Existing and Our Method for UTR Module第45-46页
        4.3.7 Performance Comparison Results第46-47页
5 Conclusion and Future Work第47-49页
References第49-51页
Appendix第51-61页
Author Profile and Research Achievements Obtained During The Study for A Master's/Doctoral Degree第61-63页
Dataset for the Master's Thesis第63-64页

论文共64页,点击 下载论文
上一篇:基于路票方案的网络均衡及出行方式选择的问题研究
下一篇:高速铁路联调联试验收评价研究